# Tektronix<sup>®</sup>

## **TMT4 Margin Tester**

Margin Tester Datasheet



PCIe link health evaluation in as little as 2 min.

## A first-to-market PCIe testing tool like no other

The first of its kind, the Tektronix TMT4 Margin Tester is a specialized PCIe testing tool that enables fast and easy evaluation of the link health of PCIe Gen 3 (8 GT/s) and Gen 4 (16 GT/s) devices. Supporting most common PCIe form factors like CEM, M.2, U.2, and U.3, it is capable of linking with the majority of the PCIe devices available today.

Using a single PCIe-enabled 16-lane high density cable and connectors, the Margin Tester can be adapted to test system boards or add-in cards in seconds. Complete evaluation of the transmitter and receiver link health of PCIe Gen 3 and Gen 4 devices can be conducted in as little as 2 minutes. It is truly in a class of its own.

The TMT4 Margin Tester re-imagines the way that PCIe link health testing is performed. As an active link partner with the device under test (DUT), the instrument is capable of controlling presets and link training parameters of the DUT directly, providing insights into potential design flaws on a lane-by-lane or preset-by-preset basis. Evaluating the link health of your PCIe Gen 3 & Gen 4 devices has never been easier.

## Time to insight and ease of use at the forefront of Tektronix innovation

The TMT4 Margin Tester was specially designed for the modern engineer. Today, testing times and the complexity of equipment setups can often lead to testing bottlenecks for design and validation engineers. The TMT4 was designed with these two challenges in mind and has answered the call when it comes to testing times and ease of use.




The TMT4 can be set up and ready to test in as little as 5 minutes, and an optimized user interface makes testing easier than ever. With this, Tektronix has responded to the needs of the modern engineer when it comes to the evaluation of link health in PCIe Gen 3 and Gen 4 devices.

### Key features

- PCle Gen 3 (8 GT/s) and Gen 4 (16 GT/s) speeds supported
- · Link widths up to 16 lanes supported
- Support for CEM, M.2, U.2, and U.3 devices
- Two scan options: Quick Scan and Custom Scan
- DUT transmitter (Tx) eye diagrams and link training parameters for each lane tested
- DUT functional receiver (Rx) evaluation for each lane tested

## Adapters and cables to address a wide range of PCIe devices

The TMT4 Margin Tester platform supports 11 standard PCle adapters for testing system boards and add-in cards. This allows users to test a wide range of possible DUTs and allows evaluation of most common PC components, such as motherboards, graphics cards and SSDs; a straightforward way to link to and test PCle devices.



All adapters, aside from the M.2 edge, which has an integrated cable to accommodate specific loss conditions, can be interchanged easily with the use of the standard 16-lane high density cable. This gives users the flexibility to easily switch between PCIe form factors in seconds and minimizes downtime between tests.



## Testing the signal path of DUT transmitters has never been easier


The DUT Transmitter (Tx) tests are optimized to deliver insight into the transmitter path performance of the DUT in minutes. For engineers today, evaluating the full link width Tx performance of their DUT can often take days or even weeks to perform. With the TMT4 Margin Tester, a high level link-health evaluation of a Gen 4 device can be completed in as little as 2 minutes.

This test provides users a fast look at the eye diagrams of the link formed between the Margin Tester and the DUT and displays the associated link training parameters used to open the eye. This information enables teams to conduct more regular performance checks of the link and to quickly identify gross errors for any lane and preset combination.

This is especially useful for design and validation engineers who are often bottlenecked by the testing times of traditional oscilloscope and BERT testing equipment. For example, if engineers want to quickly see the effects of a BIOS change on the health of the link, they can scan the DUT, update the BIOS, scan the DUT again, and in minutes be able to evaluate the effect those changes had on the link performance.

#### Eye diagrams faster than ever before

As part of the DUT Tx tests, the user is shown eye diagrams for each lane and preset combination that represent the error-free region of the link formed between the DUT and the Margin Tester.



The major benefit of the Margin Tester is the speed at which a user can generate these eye diagrams. Since the eyes are shown to the user in real-time, it only takes seconds before results are displayed. This speed leads to dramatically reduced time to insights into DUT link health. With time to market pressures rising for engineers, Margin Tester steps up to provide insights to design and validation teams faster than ever before.

## Link training parameters: Eye diagrams are not always the full story

The Margin Tester shows not only the performance of the link by displaying eye diagrams, but also displays how the Margin Tester's receivers were adjusted to maximize the generated eye. Having both pieces of information is critical to understanding performance, as some eyes may need especially high levels of equalization in order to form the link. In the table displayed to the user, the Margin Tester shows the Attenuation, VGA (Gain), CTLE, and 5 DFE taps values used to maximize the eye opening. With this, the user can quickly see how much equalization is needed for each displayed eye diagram. The possible range of values for each of these equalization settings is shown in the following tables.

Equalization	Number of possible settings	Range
ATT	8	-10.0 dB to -2.0 dB
VGA	15	0.0 dB to +8.0 dB
CTLE	32	+2.0 dB to +15.0 dB
Table continued		

Table continued...

Equalization	Number of possible settings	Range
DFE Tap 1	256	-55.0 mV to +55.0 mV (typ <sup>1</sup> )
DFE Tap 2	128	-44.0 mV to +43.3 mV
DFE Tap 3	128	-22.0 mV to +21.7 mV
DFE Tap 4	128	-16.0 mV to +15.8 mV
DFE Tap 5	128	-11.0 mV to +10.8 mV

DUT Tx

	17										
Lane	Preset	EW	EH	ATT	CTLE	GAIN	DFE(1)	DFE(2)	DFE(3)	DFE(4)	DFE(5)
0	9	30.1 ps	130.0 mV	-10.0 dB	12.1 dB	4.6 dB	38.6 mV	2.1 mV	0.7 mV	-4.0 mV	-3.1 mV
1	6	33.2 ps	111.7 mV	-10.0 dB	11.6 dB	2.3 dB	28.4 mV	3.4 mV	-1.0 mV	-0.3 mV	-1.4 mV
2	9	27.1 ps	104.8 mV	-10.0 dB	12.5 dB	3.4 dB	32.5 mV	4.8 mV	1.0 mV	-2.0 mV	-0.2 mV
3	б	31.9 ps	97.9 mV	-10.0 dB	10.8 dB	2.3 dB	28.4 mV	-0.7 mV	1.4 mV	-0.5 mV	0.0 mV
4	9	31.1 ps	114.2 mV	-10.0 dB	10.4 dB	2.3 dB	22.3 mV	4.8 mV	1.7 mV	-2.0 mV	0.0 mV
5	9	31.5 ps	104.8 mV	-10.0 dB	12.5 dB	4.6 dB	36.6 mV	-3.4 mV	0.7 mV	-2.0 mV	-1.9 mV
6	9	29.6 ps	116.6 mV	-10.0 dB	11.6 dB	3.4 dB	28.4 mV	2.1 mV	0.3 mV	-0.5 mV	-1.0 mV
7	9	30.1 ps	117.8 mV	-10.0 dB	11.6 dB	3.4 dB	26.4 mV	4.1 mV	0.7 mV	-2.5 mV	-1.2 mV
8	9	27.3 ps	100.3 mV	-10.0 dB	12.1 dB	3.4 dB	26.4 mV	4.1 mV	1.4 mV	-1.0 mV	-2.1 mV
9	9	30.6 ps	118.2 mV	-10.0 dB	9.5 dB	2.3 dB	24.4 mV	0.0 mV	1.4 mV	1.0 mV	1.4 mV
10	9	28.0 ps	112.9 mV	-10.0 dB	9.1 dB	2.3 dB	18.3 mV	2.8 mV	4.5 mV	1.3 mV	1.2 mV
11	9	27.2 ps	105.6 mV	-10.0 dB	9.5 dB	2.3 dB	22.3 mV	2.1 mV	1.7 mV	0.5 mV	-0.9 mV
12	б	32.7 ps	107.3 mV	-10.0 dB	10.8 dB	3.4 dB	36.6 mV	2.8 mV	4.5 mV	-0.3 mV	-1.2 mV
13	9	27.9 ps	114.2 mV	-10.0 dB	10.8 dB	2.3 dB	20.3 mV	8.3 mV	-0.7 mV	-0.8 mV	0.0 mV
14	6	31.9 ps	119.4 mV	-10.0 dB	10.8 dB	2.3 dB	22.3 mV	1.4 mV	2.1 mV	1.3 mV	-0.7 mV
15	9	30.2 ps	162.9 mV	-10.0 dB	10.8 dB	3.4 dB	26.4 mV	8.9 mV	4.5 mV	0.3 mV	-0.5 mV
**********											

Having these settings visible enables engineers to not only get a quick glimpse of the performance of their link with eye diagrams, but also allows them to dig a layer deeper to understand the equalization used to open the eye. If an eye is wide open, but the equalization settings were pushed to their maximum, it may indicate there are some performance considerations for that given lane and preset combination. Eye diagrams on their own are not always the full story.

The DUT receiver (Rx) testing feature is a functional evaluation of the DUT's receiver path. The test aims to determine how far the transmitted signal from the Margin Tester can be decreased, within a range of operation, before errors are returned. This enables engineers to easily evaluate functional Rx link health performance in as little as 30 seconds, saving valuable time and effort compared to existing equipment.

TMT4 Margin	Tester Datasheet

Lane	Preset	C <sub>0</sub> Test Range	Link Errors
0	4	40 down to 14	@ C <sub>0</sub> = 14
1	5	36 down to 16	None
2	5	36 down to 16	None
3	6	35 down to 17	@ C <sub>0</sub> = 18
4	5	36 down to 16	None
5	5	36 down to 16	@ C <sub>0</sub> = 31
6	5	36 down to 16	None
7	5	36 down to 16	@ C <sub>0</sub> = 19
8	6	35 down to 17	None
9	4	40 down to 14	@ C <sub>0</sub> = 37
10	8	30 down to 21	@ C <sub>0</sub> = 21
11	5	36 down to 16	@ C <sub>0</sub> = 17
12	8	30 down to 21	None
13	5	36 down to 16	@ C <sub>0</sub> = 17
14	6	35 down to 17	None
15	8	30 down to 21	@ C <sub>0</sub> = 23

This quick test consists of a link train between the Margin Tester and DUT, where the DUT selects the presets for communication. The Margin Tester then steps down the transmitted amplitude by dropping the main cursor value by lane/preset, within an expected range of operation.

With this approach, a user can get a high-level evaluation of their Rx performance in less than a minute and determine if there are any problem lanes that may be worth investigating further with other equipment. If no errors are indicated, this is considered a functional pass. If errors are seen, the main cursor value where the error occurred is displayed to the user, and the test is considered a functional fail.


### Multiple scan options to choose from

The TMT4 offers two scan options: Quick Scan and Custom Scan. Both scan types include DUT Tx and DUT Rx tests and can be run from the same physical setup, but allow for different levels of control for the user. Each scan option has its own advantages.

#### Quick Scans: The fastest option for link health evaluation

The Quick Scan was developed to be the fastest option with minimal ability for the user to control specific parameters of the test. The intention is to provide results on how the link between the DUT and the Margin Tester performs after a natural link training to the specified speed and the maximum width of the DUT; up to Gen 4 x16.

<sup>&</sup>lt;sup>1</sup> DFE Tap 1 has a wide range of possible values, but will typically be within the stated range.





This test offers the ability to do more frequent evaluation of link health after a natural link negotiation throughout the design process, to see general trends as physical layer, firmware, and BIOS settings are changed over time. Results include eye diagrams from each lane trained to the negotiated preset, the associated link training parameters, and the functional Rx test all within a few minutes. This offers users the ability to evaluate the health of the link their DUT forms with TMT4 faster than it often takes to even set up traditional testing equipment.

#### Approx. test time @ Gen 4 x16 links: 2-4 min.

## Custom Scans: The comprehensive option for link health evaluation

The Custom Scan offers users much more flexibility in terms of testing and enables users to force specific test parameters to do more thorough evaluations of their Tx signal paths. In Custom Scan, users are able to select:

- Generation (PCIe Gen 3 or Gen 4)
- Lanes (Within the specified link width)
- Presets (Preset 0 Preset 9)
- Clock Settings (SSC or SRIS)
- · Pass/Fail Limits (User-specified)

RESULTS	Link Settings	
AVE / RECALL	Generation: Z Gen4 🔲 Gen3	Clock Settings: SRIS
UTILITY	Lanes: 22 All 22 22 22 22 22 22 22 22 22 22 22 22 2	
	DUT TX Test 👊 Tx Umits	tye width tye Height
	0en 4	20 <sup>10</sup> 40
	Presents: 22 All 22 22 22 22 22 22 22 22 22 22 22 22 2	40. 80
		RESET
	DUT Re Test	
	Estimated Scan Time: 65.6 minute	RIN S
CHECKLINK		
ak State: Gen4 x18		

Custom scan is intended to be used when there is deeper investigation into specific lane-preset combinations needed or when a more comprehensive test of all lanes and presets is desired. Users can specify their own pass-fail limits and the Margin Tester will flag any results that fall outside these specified limits. The results for Custom Scans appear different than for Quick Scans. In Custom Scan, a tiered results structure allows data to be expanded and collapsed based on the generation tested or by the type of test in a specified generation. Both the Tx eye diagram and the link training parameter table results can be configured to view the results by lanes tested or by presets tested. This enables users to quickly view results across all charts and draw conclusions as to the performance of any given lane or preset grouping for up to 160 lane-preset combinations in under 30 minutes.

#### Approx. test time @ Gen 4 x16 all lanes/presets: 25-30 min.

#### Save and recall results easily

Teletronix		n E
SATUP HESSITS SAVE/MEGALL UTILITY	Save Results By diffust, studies are sended to this PCs Dominands Tables. You can change where these are sended by modifying your bowwer settings. Name Tables 20 <sup>th</sup> Instance Name Name Name	
EHECK LINK Link State Gen4 (16 TUTI SIA Generation Adapter Adapter Path c-108 ALTOTA	Recall Results	EVT.

Results from any scan can be saved to a .zip file quickly and easily. All tabular data, like link training parameters and raw eye diagram measurements, are saved as .csv files and eye diagram images are saved as .png files.

### Range of user interface options

The TMT4 Margin Tester can be controlled via three separate user interfaces: the Front Panel UI, the Web Browser UI, or the REST API. The Web Browser and REST API both enable users to control the instrument remotely.


#### Front Panel UI: Get to testing quickly



The front panel user interface is intended for quick use only and offers the ability to run Quick Scans, review the results, export the data, and access the IP address of the unit. For the ability to run Custom Scans, the user must use the web browser user interface or the programmatic interface via the REST API.

#### Web Browser UI: Remote use and greater user control

The web-based browser interface is optimal for users who want more access to the capabilities of the Margin Tester than is available via the front panel. From this interface, the user can access Quick and Custom Scans, Save/Recall results, and Utility menus to see firmware revisions and export error logs; all from an intuitive, easy-to-use web-based UI.



To access the web-based browser interface, the user must connect the Margin Tester via the Ethernet port located on the back of the instrument to either a local network or point-to-point to a PC. The Margin Tester has a dedicated IP address that is configured once connected to a local network or PC, allowing the user to connect to the UI by inputting the IP address shown on the Margin Tester into a supported web browser, which includes Google Chrome, Firefox, and Microsoft Edge.

#### Programmable REST API: Remote use and automation

The Margin Tester also supports programmatic control via the REST API. The API allow the user to select their programmatic language of choice and are ideal for engineers to use in automation applications.

Swagger.	/api/swagger.json	Explore
Tektronix Ma	rgin Tester 🎟 🥶	
		Astherize 🔒
about Returns information a	about TMT4 device	~
GGT /api/device/ab	beet. Returns information about margin device	
GET /apk/devkce/se	alftest Runs self diagnostic testing. Returns Self Test results	
GGT /api/device/se	alftest/results Return Self Test results from mast recent self diagnostic test	
configuration second	p of the TMT4 device	~
/api/device/co	anfiguration/link Returns the Brk state along with speed, width, and lanes if connected to a DUT	â
control Start, stop, or abor	rt cument DUT under fest	~
POST /spi/device/co	setrol/abort Aborts margin test and does not complete current bination	â
POST /spi/device/co	entrol/qudick Starts a quick scan test using full width Tx and Ro test	â -
POST /spi/device/co	entrol/start Stats coden hed	â -
POST /spi/device/co	antrol/stop Stops mangin test after completion of current faration	<b>≙</b>

Documentation for how to use the REST API is available in the *TMT4 Margin Tester User Manual.* 

### **DUT requirements**

In order for the Margin Tester to successfully scan a DUT, there are a set of minimum requirements that the DUT must support. These include:

- The DUT must be capable of achieving an L0 state at Gen 3 (8 GT/s) and/or Gen 4 (16 GT/s) speeds.
- The DUT must be PCIe protocol aware and capable of handling a PERST (reset) signal.
- The link must be trained to at least x1 width.
- The selected lane to be tested must be within the current link width.
- The DUT must be capable of being forced into different Tx presets via protocol.
- The DUT must be able to return to L0 under its own control, without manual intervention.
- Add-in cards must support their own power beyond 75 W if required. The TMT4 supplies up to 75 W to AICs.
- End point DUTs must be configured as add-in cards, and root port DUTs must be configured as system boards.
- The DUT must select standard PCIe presets (0-9) from the Margin Tester to perform Rx tests.

## **Specifications**

All specifications are typical unless noted otherwise. All specifications apply to all models unless noted otherwise.

Generations 3 and 4

PCIe generations supported PCIe presets supported

ported Presets 0 through 9

PCIe adapters supported

Adapter <sup>2</sup>	Width	DUT
CEM Edge	x1	Motherboard
CEM Edge	x4	Motherboard
CEM Edge	x8	Motherboard
CEM Edge	x16	Motherboard
CEM Slot	x16	Add-in card
M.2 Edge <sup>3</sup>	x4	Motherboard
M.2 Slot	x4	Add-in card
U.2 Edge	x4	Motherboard
U.2 Slot	x4	Add-in card
U.3 Edge	x4	Motherboard
U.3 Slot	x4	Add-in card

### **Typical insertion loss**

Insertion loss component <sup>4</sup>	At 4 GHz, typical	At 8 GHz, typical
TMT4	1.4	2.6
TMT4 cable	1.4	3
CEM Edge x1	0.5	1.5
CEM Edge x4	0.5	1.5
CEM Edge x8	0.5	1.5
CEM Edge x16	0.5	1.5
CEM Slot x16	7.1	13.5
M.2 Edge <sup>5</sup>	1.6	3.5
M.2 Slot	7.5	13.5
U.2 Edge	1.3	1.9
U.2 Slot	5.3	10
U.3 Edge	1.1	1.6
U.3 Slot	5.4	10

Power source

240 W

<sup>&</sup>lt;sup>2</sup> Signal path through adapters is designed to be lossy. See typical insertion loss table for details.

<sup>&</sup>lt;sup>3</sup> The M.2 Edge adapter has its own integrated cable due to different loss constraints.

<sup>&</sup>lt;sup>4</sup> Typical Loss measurements have been captured from simulation, type testing, and manufacturer's data.

<sup>&</sup>lt;sup>5</sup> The M.2 Edge adapter does not use the TMT4 cable in its setup.

Physical characteristics

Dimension	Including protective cover, handle, feet	Without protective cover; including 50 $\Omega$ connectors
Length	286 mm	277 mm
Height	150 mm	147 mm
Width	206 mm	200 mm

### **Environmental specifications**

Attribute	Specification
Temperature	<b>Operating</b> : 0°C to +50°C, with 15°C/hour maximum gradient, non-condensing.
	Non-operating: -40°C to +71°C, with 30°C/hour maximum gradient
Humidity	Operating:
	5% to 95% relative humidity (% RH) at up to +30°C,
	5% to 75% RH above +30°C up to +40°C,
	45% RH above +40°C up to 50°C, non-condensing.
	Non-operating:
	5% to 95% RH (Relative Humidity) at up to +30°C,
	5% to 45% RH above +40°C up to +71°C, non-condensing.
Altitude	<b>Operating</b> : Up to 3,000 meters, derate maximum operating temperature by 1°C per 300 meters above 1,500 meters altitude.
	Non-operating: Up to 12,000 meters.
Mechanical shock	<b>Operating</b> : Half-sine mechanical shocks, 50 g peak amplitude, 11 msec duration, 3 drops in each direction of each axis (18 total). (Military Standard MIL-PRF-28800F Class 3)

## **Ordering Information**

Use the following steps to select the appropriate instrument, adapters, and options for your needs.

### Step 1: Select instrument and adapters

Model	Description
TMT4	Tektronix Margin Tester for PCIe Gen 4
PCIE4-CEM-EDGEX1	PCIe 4.0 x1 CEM Edge Finger Adapter
PCIE4-CEM-EDGEX4	PCIe 4.0 x4 CEM Edge Finger Adapter
PCIE4-CEM-EDGEX8	PCIe 4.0 x8 CEM Edge Finger Adapter
PCIE4-CEM-EDGEX16	PCIe 4.0 x16 CEM Edge Finger Adapter
PCIE4-CEM-SLOTX16	PCIe 4.0 x16 CEM Slot Adapter
PCIE4-M2.22-EDGE	PCIe 4.0 M.2 22mm M-type Edge Finger Adapter and Cable
PCIE4-M2-SLOT	PCIe 4.0 M.2 M-type Slot Adapter
Table continued	

Model	Description
PCIE4-M2.22-EXTENDER	Five replacement extenders for PCI4-M2.22-EDGE adapter / cable
PCIE4-U2-EDGE	PCIe 4.0 U.2 Edge Finger Adapter
PCIE4-U2-SLOT	PCIe 4.0 U.2 Slot Adapter
PCIE4-U3-EDGE	PCIe 4.0 U.3 Edge Finger Adapter
PCIE4-U3-SLOT	PCIe 4.0 U.3 Slot Adapter
PCIE4-CABLE	Accessory cable for all PCIE4 adapters except PCIE4-M2.22-EDGE
PCIE4-ADAPTER-BAS	Accessory base to hold and stabilize slot adapters
PCIE4-PRO-BUNDLE	All PCIe 4.0 Adapters in a Hard Case

#### Step 2: Select power cord option

Power cord option	Description
A0	North America power plug (115 V, 60 Hz)
A1	Universal Euro power plug (220 V, 50 Hz)
A2	United Kingdom power plug (240 V, 50 Hz)
A3	Australia power plug (240 V, 50 Hz)
A5	Switzerland power plug (220 V, 50 Hz)
A6	Japan power plug (100 V, 50/60 Hz)
A10	China power plug (50 Hz)
A11	India power plug (50 Hz)
A12	Brazil power plug (60 Hz)
A99	No power cord

#### Step 3: Select service option

Protect your investment and your uptime with a service package for your TMT4.

Optimize the lifetime value of your purchase and lower your total cost of ownership with a calibration and extended warranty plan for your TMT4 Margin Tester. Plans range from standard warranty extensions covering parts, labor, and 2-day shipping to Total Product Protection with repair or replacement coverage from wear and tear, accidental damage, ESD or EOS. See the below table for specific service options available on the TMT4 product. Compare factory service plans www.tek.com/en/services/factory-service-plans.

Additionally, Tektronix is a leading accredited calibration services provider for all brands of electronic test and measurement equipment, servicing more than 140,000 models from 9,000 manufacturers. With 100+ labs worldwide, Tektronix serves as a global partner, delivering tailored whole-site calibration programs with OEM quality at a market price. View whole site calibration service capabilities www.tek.com/en/services/ calibration-services.

	•
Т3	Three Year Total Protection Plan. Includes repair or replacement coverage from wear and tear, accidental damage, ESD or EOS plus preventative maintenance. Including a 5 day turn-around time and priority access to customer support.
Т5	Five Year Total Protection Plan. Includes repair or replacement coverage from wear and tear, accidental damage, ESD or EOS plus preventative maintenance. Including a 5 day turn-around time and priority access to customer support.

Table continued...

Service option	Description
R3	Standard Warranty Extended to 3 Years. Covers parts, labor and 2-day shipping within country. Guarantees faster repair time than without coverage. All repairs include calibration and updates. Hassle free - a single call starts the process.
R5	Standard Warranty Extended to 5 Years. Covers parts, labor and 2-day shipping within country. Guarantees faster repair time than without coverage. All repairs include calibration and updates. Hassle free - a single call starts the process.
G3	Three Year Gold Care Plan. Includes expedited repair of all product failures including ESD and EOS, access to a loaner product during repair or advanced exchange to reduce downtime, priority access to Customer Support, among others.
G5	Five Year Gold Care Plan. Includes expedited repair of all product failures including ESD and EOS, access to a loaner product during repair or advanced exchange to reduce downtime, priority access to Customer Support, among others.
C3	Calibration service 3 Years. Includes traceable calibration or functional verification where applicable, for recommended calibrations. Coverage includes the initial calibration plus 2 years calibration coverage.
C5	Calibration service 3 Years. Includes traceable calibration or functional verification where applicable, for recommended calibrations. Coverage includes the initial calibration plus 4 years calibration coverage.



Tektronix is ISO 14001:2015 and ISO 9001:2015 certified by DEKRA.

ASEAN / Australasia (65) 6356 3900 Belgium 00800 2255 4835\* Central East Europe and the Baltics +41 52 675 3777 Finland +41 52 675 3777 Hong Kong 400 820 5835 Japan 81 (120) 441 046 Middle East, Asia, and North Africa +41 52 675 3777 People's Republic of China 400 820 5835 Republic of Korea +822 6917 5084, 822 6917 5080 Spain 00800 2255 4835\* Taiwan 886 (2) 2656 6688 Austria 00800 2255 4835\* Brazii +55 (11) 3759 7627 Central Europe & Greece +41 52 675 3777 France 00800 2255 4835\* India 000 800 650 1835 Luxembourg +41 52 675 3777 The Netherlands 00800 2255 4835\* Poland +41 52 675 3777 Russia & CIS +7 (495) 6647564 Sweden 00800 2255 4835\* United Kingdom & Ireland 00800 2255 4835\* Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777 Canada 1 800 833 9200 Denmark +45 80 88 1401 Germany 00800 2255 4835\* Italy 00800 2255 4835\* Mexico, Central/South America & Caribbean 52 (55) 56 04 50 90 Norway 800 16098 Portugal 80 08 12370 South Africa +41 52 675 3777 Switzerland 00800 2255 4835\* USA 1 800 833 9200

\* European toll-free number. If not accessible, call: +41 52 675 3777

For Further Information. Tektronix maintains a comprehensive, constantly expanding collection of application notes, technical briefs and other resources to help engineers working on the cutting edge of technology. Please visit www.tek.com. Copyright © Tektronix, Inc. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks, or registered trademarks of their respective companies.

> 27 Jan 2023 55W-73966-0 www.tek.com

